summaryrefslogtreecommitdiff
path: root/stm32-metapac
AgeCommit message (Expand)Author
2022-08-17Update to critical-section 1.0, atomic-polyfill 1.0Dario Nieuwenhuis
2022-06-27Remove STM32L485 "ghost chips"Dario Nieuwenhuis
2022-06-18Update to 2021 edition. (#820)Dario Nieuwenhuis
2022-06-12Run rustfmt.Dario Nieuwenhuis
2022-04-27Add bootloader to CIUlf Lilleengen
2022-04-27stm32: add stm32u5 GPDMA, SPIv4 support, add HIL tests.Dario Nieuwenhuis
2022-03-28Convert chip name to upper case to fix rebuildsNikita Strygin
2022-03-15Merge #667bors[bot]
2022-03-15Remove duplicate stm32-metapac/src/common.rs with chiptoolNicolas Viennot
2022-03-15Rebuild when the chip definition changesNicolas Viennot
2022-03-04docs: add metadata.embassy_docs to cargo tomls.Dario Nieuwenhuis
2022-03-04stm32-metapac: add doc(html_no_source).Dario Nieuwenhuis
2022-02-26stm32-metapac: remove all macrotables, deduplicate metadata files.Dario Nieuwenhuis
2022-02-09stm32-metapac: add option to generate chip metadata as a rust const.Dario Nieuwenhuis
2022-01-13stm32-metapac: remove stm32gbkDario Nieuwenhuis
2021-11-24stm32-metapac: add `pac` feature to allow building only the macrotables.Dario Nieuwenhuis
2021-11-23stm32: rename core features from _cmX to -cmX, cleanup gen.Dario Nieuwenhuis
2021-11-02Adjust for STM32U5.Bob McWhirter
2021-09-21Support for STM32L1Ulf Lilleengen
2021-09-13Merge pull request #378 from numero-744/gen-features-using-rust-not-pythonDario Nieuwenhuis
2021-09-11fix(gen-features): keep data files orderCôme ALLART
2021-09-11Update lots of depsDario Nieuwenhuis
2021-09-05refactor(gen-features): use Rust instead of PythonCôme ALLART
2021-08-19Update cortex-m-rt to v0.7 for stm32, rp.Dario Nieuwenhuis
2021-08-02Use an em bikeshed instead of an underscore bikeshed.Bob McWhirter
2021-08-02Put the implicit memory.x behind a `memory_x` feature on embassy-stm32.Bob McWhirter
2021-07-13Fix "can't find crate for std" for stm32-metapac-gen deps.Dario Nieuwenhuis
2021-07-01Add USARTv3 support.Bob McWhirter
2021-06-29Make the metapac gen enr/rst missing regs non-fatal to the build.Bob McWhirter
2021-06-29Adjust example for RCC and DMA.Bob McWhirter
2021-06-29Checkpoint with lifetime issues.Bob McWhirter
2021-06-29Generate dma-related macro tables.Bob McWhirter
2021-06-24Remove unused gpio_af from codegenThales Fragoso
2021-06-21Update stm32-data (adds DBGMCU to all chips)Dario Nieuwenhuis
2021-06-16Add support for generating PAC for dual coresUlf Lilleengen
2021-06-15Use correct frequencies for timersUlf Lilleengen
2021-06-14Add wb55 clocksUlf Lilleengen
2021-06-14Add minimal RCC impls for L4 and F4Ulf Lilleengen
2021-06-14Provide a way for a peripheral to query its clock frequencyUlf Lilleengen
2021-06-11RefactorUlf Lilleengen
2021-06-10Special handling for timers insteadUlf Lilleengen
2021-06-10Enable timer clock in RCC on timer startUlf Lilleengen
2021-06-10stm32-metapac: add new codegen, allows pregenerating the entire pacDario Nieuwenhuis
2021-06-09Make RCC lookup optionalUlf Lilleengen
2021-06-09Cleanup and fix l4sUlf Lilleengen
2021-06-09Generate clock peripherals for all peripherals with register blockUlf Lilleengen
2021-06-08Handle other L4 variantsUlf Lilleengen
2021-06-08Workaround for L4Ulf Lilleengen
2021-06-08Add workaround for STM32H7Ulf Lilleengen
2021-06-08Auto generate SPI v2 clock enableUlf Lilleengen
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-19 15:11:03 +0000