summaryrefslogtreecommitdiff
path: root/stm32-metapac
diff options
context:
space:
mode:
authorBob McWhirter <bmcwhirt@redhat.com>2021-06-29 11:00:23 -0400
committerBob McWhirter <bmcwhirt@redhat.com>2021-06-29 11:01:57 -0400
commit24f18819c879488e2a33f3c9ebbf24979b3e9612 (patch)
tree3b65d83b2f819de37c47d792f51555f4f6016d3a /stm32-metapac
parentc53ab325c1943ef4f2f4890734444930a585531d (diff)
downloadembassy-24f18819c879488e2a33f3c9ebbf24979b3e9612.zip
Adjust example for RCC and DMA.
Diffstat (limited to 'stm32-metapac')
-rw-r--r--stm32-metapac/gen/src/lib.rs6
1 files changed, 3 insertions, 3 deletions
diff --git a/stm32-metapac/gen/src/lib.rs b/stm32-metapac/gen/src/lib.rs
index 00e122e9..1f969b3c 100644
--- a/stm32-metapac/gen/src/lib.rs
+++ b/stm32-metapac/gen/src/lib.rs
@@ -431,13 +431,13 @@ pub fn gen(options: Options) {
]);
}
(None, Some(_)) => {
- println!("Unable to find enable register for {}", name)
+ panic!("Unable to find enable register for {}", name)
}
(Some(_), None) => {
- println!("Unable to find reset register for {}", name)
+ panic!("Unable to find reset register for {}", name)
}
(None, None) => {
- println!("Unable to find enable and reset register for {}", name)
+ panic!("Unable to find enable and reset register for {}", name)
}
}
}