summaryrefslogtreecommitdiff
path: root/cad/py-pymtl/files
ModeNameSize
-rw-r--r--patch-pymtl3_passes_backends_verilog_import___VerilogVerilatorImportConfigs.py3623logplain