summaryrefslogtreecommitdiff
path: root/cad
AgeCommit message (Expand)Author
2020-10-26cad/netgen-lvs: Update 1.5.156 -> 1.5.157Yuri Victorovich
2020-10-25cad/gtkwave: Update to 3.3.107Niclas Zeising
2020-10-23- Enforce JAVA_VERSION when launching javavm(1), otherwise the programAlexey Dokuchaev
2020-10-21cad/iverilog: Update to 11.0Niclas Zeising
2020-10-21cad/py-ezdxf: Update to 0.14.2Loïc Bartoletti
2020-10-18cad/alliance: replace transfig with fig2devKurt Jaeger
2020-10-15cad/verilator: Update 4.100 -> 4.102Yuri Victorovich
2020-10-14Fix DEPENDSAntoine Brodin
2020-10-09cad/netgen-lvs: Update 1.5.155 -> 1.5.156Yuri Victorovich
2020-10-05cad/librepcb: Update 0.1.4 -> 0.1.5Yuri Victorovich
2020-10-05Update PyQt to 5.15.0, py-sip to 4.19.24 and qscintilla2 to 2.11.5Loïc Bartoletti
2020-09-30update cad/kicad and it's libraries to 5.1.7Christoph Moench-Tegeder
2020-09-29cad/veroroute: Update 1.99 -> 2.00Yuri Victorovich
2020-09-26This patch updates Cura and all associated dependencies to 4.7.1.Diane Bruce
2020-09-26- Update to 6.2.2008.Stephen Montgomery-Smith
2020-09-25cad/spice: Fix build on 13Yuri Victorovich
2020-09-25cad/openroad: Temporarily broken on i386Yuri Victorovich
2020-09-22cad/calculix : update to version 2.17.1Pedro F. Giffuni
2020-09-22cad/calculix-ccx: Re-enable multithreading with spooles.Pedro F. Giffuni
2020-09-21cad/ktechlab: Update 0.40.1-77 -> 0.50.0Yuri Victorovich
2020-09-19cad/gmsh: Fix fetchNiclas Zeising
2020-09-19cad/openvsp: unexpire by allowing it to build on FreeBSD versions with PR 230...Rene Ladan
2020-09-19Also mark as not for powerpcspe.Mark Linimon
2020-09-16New port: cad/ecpprog: Driver for FTDI based JTAG probes, to program ECP5 FPGAsYuri Victorovich
2020-09-16cad/verilator: Add the run-tim dependency on gmakeYuri Victorovich
2020-09-15cad/verilator: Update 4.040 -> 4.100Yuri Victorovich
2020-09-15cad/qflow: Change dependency from cad/opensta to cad/openroadYuri Victorovich
2020-09-15cad/opensta: Remove because it is now included in OpenRoad (cad/openroad)Yuri Victorovich
2020-09-14cad/openroad: Remove several unnecessary elements from MakefileYuri Victorovich
2020-09-14New port: cad/openroad: ASIC physical design toolYuri Victorovich
2020-09-14cad/opensta: Update g20200315 -> g20200907Yuri Victorovich
2020-09-13cad/gerbv: unbreak for llvm11 for nowKurt Jaeger
2020-09-12cad/qflow: Update 1.4.86 -> 1.4.87Yuri Victorovich
2020-09-12cad/gmsh: Update to 4.6.0Niclas Zeising
2020-09-11cad/verilator: Add options INSTALL_DBG_EXECUTABLES and LEAK_CHECKSYuri Victorovich
2020-09-11Try to fix ports build.Michael Reifenberger
2020-09-10Update to version 3.25.2.0Michael Reifenberger
2020-09-09Switch to the gitlab repo and update to 20200902162151Michael Reifenberger
2020-09-08cad/veroroute: Update 1.98 -> 1.99Yuri Victorovich
2020-09-06cad/digital: Update 0.24 -> 0.25Yuri Victorovich
2020-09-03cad/veroroute: Update 1.97 -> 1.98Yuri Victorovich
2020-09-03cad/leocad: Add the PORTSCOUT tagYuri Victorovich
2020-09-01cad/PrusaSlicer: Use USE_WX instead of the LIB_DEPENDS with the WX libraryYuri Victorovich
2020-09-01x11-toolkits/wxgtk31: Update 3.1.3 -> 3.1.4Yuri Victorovich
2020-09-01- Update to 0.24.8Nicola Vitale
2020-09-01cad/verilator: Add the SystemC dependencyYuri Victorovich
2020-09-01cad/verilator: Add the 'test' targetYuri Victorovich
2020-08-30Bump PORTREVISION for devel/protobuf shlib changeSunpoet Po-Chuan Hsieh
2020-08-30cad/openfpgaloader: fix build on GCC architecturesPiotr Kubaj
2020-08-30Extend expiration of ports broken with -fno-commonNiclas Zeising
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 21:30:19 +0000