summaryrefslogtreecommitdiff
path: root/include/hw/misc/tz-mpc.h
blob: 74d5d822cf336f6912cddd1c0ba28f23d188c3f0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
/*
 * ARM AHB5 TrustZone Memory Protection Controller emulation
 *
 * Copyright (c) 2018 Linaro Limited
 * Written by Peter Maydell
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 or
 * (at your option) any later version.
 */

/* This is a model of the TrustZone memory protection controller (MPC).
 * It is documented in the ARM CoreLink SIE-200 System IP for Embedded TRM
 * (DDI 0571G):
 * https://developer.arm.com/products/architecture/m-profile/docs/ddi0571/g
 *
 * The MPC sits in front of memory and allows secure software to
 * configure it to either pass through or reject transactions.
 * Rejected transactions may be configured to either be aborted, or to
 * behave as RAZ/WI. An interrupt can be signalled for a rejected transaction.
 *
 * The MPC has a register interface which the guest uses to configure it.
 *
 * QEMU interface:
 * + sysbus MMIO region 0: MemoryRegion for the MPC's config registers
 * + sysbus MMIO region 1: MemoryRegion for the upstream end of the MPC
 * + Property "downstream": MemoryRegion defining the downstream memory
 * + Named GPIO output "irq": set for a transaction-failed interrupt
 */

#ifndef TZ_MPC_H
#define TZ_MPC_H

#include "hw/sysbus.h"
#include "qom/object.h"

#define TYPE_TZ_MPC "tz-mpc"
OBJECT_DECLARE_SIMPLE_TYPE(TZMPC, TZ_MPC)

#define TZ_NUM_PORTS 16

#define TYPE_TZ_MPC_IOMMU_MEMORY_REGION "tz-mpc-iommu-memory-region"


struct TZMPC {
    /*< private >*/
    SysBusDevice parent_obj;

    /*< public >*/

    /* State */
    uint32_t ctrl;
    uint32_t blk_idx;
    uint32_t int_stat;
    uint32_t int_en;
    uint32_t int_info1;
    uint32_t int_info2;

    uint32_t *blk_lut;

    qemu_irq irq;

    /* Properties */
    MemoryRegion *downstream;

    hwaddr blocksize;
    uint32_t blk_max;

    /* MemoryRegions exposed to user */
    MemoryRegion regmr;
    IOMMUMemoryRegion upstream;

    /* MemoryRegion used internally */
    MemoryRegion blocked_io;

    AddressSpace downstream_as;
    AddressSpace blocked_io_as;
};

#endif