summaryrefslogtreecommitdiff
path: root/tcg/mips
AgeCommit message (Expand)Author
2012-10-30tcg/mips: use MUL instead of MULT on MIPS32 and aboveAurelien Jarno
2012-10-12tcg: Remove TCG_TARGET_HAS_GUEST_BASE definePeter Maydell
2012-10-06tcg: remove obsolete jmp opAurelien Jarno
2012-09-26tcg/mips: fix MIPS32(R2) detectionAurelien Jarno
2012-09-22Revert "tcg/mips"Aurelien Jarno
2012-09-22tcg/mipsAurelien Jarno
2012-09-22tcg: Remove tcg_target_get_call_iarg_regs_countStefan Weil
2012-09-22tcg/mips: implement movcond op on MIPS32R2Aurelien Jarno
2012-09-22tcg/mips: implement deposit op on MIPS32R2Aurelien Jarno
2012-09-22tcg/mips: implement rotl/rotr ops on MIPS32R2Aurelien Jarno
2012-09-22tcg/mips: optimize bswap{16,16s,32} on MIPS32R2Aurelien Jarno
2012-09-22tcg/mips: optimize brcond arg, 0Aurelien Jarno
2012-09-22tcg/mips: use stack for TCG tempsAurelien Jarno
2012-09-22tcg/mips: don't use global pointerAurelien Jarno
2012-09-22tcg/mips: use TCGArg or TCGReg instead of intAurelien Jarno
2012-09-22tcg/mips: kill warnings in user modeAurelien Jarno
2012-09-22tcg-mips: fix wrong usage of 'Z' constraintAurelien Jarno
2012-09-21tcg: Introduce movcondRichard Henderson
2012-09-15Remove unused CONFIG_TCG_PASS_AREG0 and dead codeBlue Swirl
2012-08-28tcg/mips: fix broken CONFIG_TCG_PASS_AREG0 codeAurelien Jarno
2012-03-18softmmu templates: optionally pass CPUState to memory access functionsBlue Swirl
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber
2012-03-03w64: Change data type of parameters for flush_icache_rangeStefan Weil
2011-11-14tcg: Use TCGReg for standard tcg-target entry points.Richard Henderson
2011-11-14tcg: Standardize on TCGReg as the enum for hard registersRichard Henderson
2011-10-01tcg: Don't declare TCG_TARGET_REG_BITS in tcg-target.hStefan Weil
2011-08-21tcg: Always define all of the TCGOpcode enum members.Richard Henderson
2011-07-20tcg/mips: Fix regression caused by typo (copy + paste bug)Stefan Weil
2011-06-26Delegate setup of TCG temporaries to targetsBlue Swirl
2011-06-26cpu-exec.c: avoid AREG0 useBlue Swirl
2011-06-03Use the correct header in the TCG MIPS code to find cacheflush() on OpenBSD.Brad
2011-01-12tcg arm/mips/ia64: add a comment about retranslation and cachesAurelien Jarno
2011-01-08tcg/mips: fix branch target change during code retranslationAurelien Jarno
2010-06-09tcg: Make some tcg-target.c routines static.Richard Henderson
2010-06-09tcg: Add TYPE parameter to tcg_out_mov.Richard Henderson
2010-04-14tcp/mips: Change TCG_AREG0 (fp -> s0)Stefan Weil
2010-04-05tcg/mips: use seb/seh instructions on MIPS32R2Aurelien Jarno
2010-04-05tcg/mips: fix 64-bit linux-user on big endian MIPSAurelien Jarno
2010-04-05Split TLB addend and target_phys_addr_tPaul Brook
2010-03-29tcg/mips: fix branch offset during retranslationAurelien Jarno
2010-03-27tcg-mips: add guest base supportAurelien Jarno
2010-03-27tcg/mips: implement the not_i32 op the same way as gccAurelien Jarno
2010-03-27tcg-mips: implement norAurelien Jarno
2010-03-26tcg: Disambiguate qemu_ld32u with 32-bit and 64-bit outputs.Richard Henderson
2010-03-26tcg: Allow target-specific implementation of NOR.Richard Henderson
2010-03-26tcg: Allow target-specific implementation of NAND.Richard Henderson
2010-03-26tcg: Allow target-specific implementation of EQV.Richard Henderson
2010-03-26tcg: Use TCGCond where appropriate.Richard Henderson
2010-03-26tcg: Name the opcode enumeration.Richard Henderson
2010-03-26remove remaining occurrences AREG[1-9] and TCG_AREG[1-9]Paolo Bonzini
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 05:10:44 +0000