summaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2021-11-02target/sparc: Set fault address in sparc_cpu_do_unaligned_accessRichard Henderson
2021-11-02target/sparc: Split out build_sfsrRichard Henderson
2021-11-02target/sparc: Remove DEBUG_UNALIGNEDRichard Henderson
2021-11-02target/sh4: Set fault address in superh_cpu_do_unaligned_accessRichard Henderson
2021-11-02target/s390x: Implement s390x_cpu_record_sigbusRichard Henderson
2021-11-02target/ppc: Restrict ppc_cpu_do_unaligned_access to sysemuRichard Henderson
2021-11-02target/ppc: Set fault address in ppc_cpu_do_unaligned_accessRichard Henderson
2021-11-02target/ppc: Move SPR_DSISR setting to powerpc_excpRichard Henderson
2021-11-02target/microblaze: Do not set MO_ALIGN for user-onlyRichard Henderson
2021-11-02target/arm: Implement arm_cpu_record_sigbusRichard Henderson
2021-11-02target/alpha: Implement alpha_cpu_record_sigbusRichard Henderson
2021-11-02target/xtensa: Make xtensa_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/sparc: Make sparc_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/sh4: Make sh4_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/s390x: Implement s390_cpu_record_sigsegvRichard Henderson
2021-11-02target/s390x: Use probe_access_flags in s390_probe_accessRichard Henderson
2021-11-02target/riscv: Make riscv_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/ppc: Implement ppc_cpu_record_sigsegvRichard Henderson
2021-11-02target/openrisc: Make openrisc_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/nios2: Implement nios2_cpu_record_sigsegvRichard Henderson
2021-11-02target/mips: Make mips_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/microblaze: Make mb_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/m68k: Make m68k_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/i386: Implement x86_cpu_record_sigsegvRichard Henderson
2021-11-02target/hppa: Make hppa_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/hexagon: Remove hexagon_cpu_tlb_fillRichard Henderson
2021-11-02target/cris: Make cris_cpu_tlb_fill sysemu onlyRichard Henderson
2021-11-02target/arm: Implement arm_cpu_record_sigsegvRichard Henderson
2021-11-02target/arm: Use cpu_loop_exit_sigsegv for mte tag lookupRichard Henderson
2021-11-02target/alpha: Implement alpha_cpu_record_sigsegvRichard Henderson
2021-11-02target/arm: Fixup comment re handle_cpu_signalRichard Henderson
2021-10-29Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-pull-request' in...Richard Henderson
2021-10-29target/i386: Remove core-capability in Snowridge CPU modelChenyi Qiang
2021-10-29Merge remote-tracking branch 'remotes/alistair23/tags/pull-riscv-to-apply-202...Richard Henderson
2021-10-29Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20211028' into stagingRichard Henderson
2021-10-29target/riscv: change the api for RVF/RVD fmin/fmaxChih-Min Chao
2021-10-29target/riscv: remove force HS exceptionJose Martins
2021-10-29target/riscv: fix VS interrupts forwarding to HSJose Martins
2021-10-28Hexagon (target/hexagon) put writes to USR into temp until commitTaylor Simpson
2021-10-28Hexagon (target/hexagon) more tcg_constant_*Taylor Simpson
2021-10-28target/riscv: Allow experimental J-ext to be turned onAlexey Baturo
2021-10-28target/riscv: Implement address masking functions required for RISC-V Pointer...Anatoly Parshintsev
2021-10-28target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instr...Alexey Baturo
2021-10-28target/riscv: Print new PM CSRs in QEMU logsAlexey Baturo
2021-10-28target/riscv: Add J extension state descriptionAlexey Baturo
2021-10-28target/riscv: Support CSRs required for RISC-V PM extension except for the h-...Alexey Baturo
2021-10-28target/riscv: Add CSR defines for RISC-V PM extensionAlexey Baturo
2021-10-28target/riscv: Add J-extension into RISC-VAlexey Baturo
2021-10-27host-utils: add 128-bit quotient support to divu128/divs128Luis Pires
2021-10-27host-utils: move checks out of divu128/divs128Luis Pires