index
:
qemu
fix/guest_error_led_mask
QEMU is a generic and open source machine & userspace emulator and virtualizer.
cos
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
2021-11-02
target/sparc: Set fault address in sparc_cpu_do_unaligned_access
Richard Henderson
2021-11-02
target/sparc: Split out build_sfsr
Richard Henderson
2021-11-02
target/sparc: Remove DEBUG_UNALIGNED
Richard Henderson
2021-11-02
target/sh4: Set fault address in superh_cpu_do_unaligned_access
Richard Henderson
2021-11-02
target/s390x: Implement s390x_cpu_record_sigbus
Richard Henderson
2021-11-02
target/ppc: Restrict ppc_cpu_do_unaligned_access to sysemu
Richard Henderson
2021-11-02
target/ppc: Set fault address in ppc_cpu_do_unaligned_access
Richard Henderson
2021-11-02
target/ppc: Move SPR_DSISR setting to powerpc_excp
Richard Henderson
2021-11-02
target/microblaze: Do not set MO_ALIGN for user-only
Richard Henderson
2021-11-02
target/arm: Implement arm_cpu_record_sigbus
Richard Henderson
2021-11-02
target/alpha: Implement alpha_cpu_record_sigbus
Richard Henderson
2021-11-02
target/xtensa: Make xtensa_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/sparc: Make sparc_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/sh4: Make sh4_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/s390x: Implement s390_cpu_record_sigsegv
Richard Henderson
2021-11-02
target/s390x: Use probe_access_flags in s390_probe_access
Richard Henderson
2021-11-02
target/riscv: Make riscv_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/ppc: Implement ppc_cpu_record_sigsegv
Richard Henderson
2021-11-02
target/openrisc: Make openrisc_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/nios2: Implement nios2_cpu_record_sigsegv
Richard Henderson
2021-11-02
target/mips: Make mips_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/microblaze: Make mb_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/m68k: Make m68k_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/i386: Implement x86_cpu_record_sigsegv
Richard Henderson
2021-11-02
target/hppa: Make hppa_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/hexagon: Remove hexagon_cpu_tlb_fill
Richard Henderson
2021-11-02
target/cris: Make cris_cpu_tlb_fill sysemu only
Richard Henderson
2021-11-02
target/arm: Implement arm_cpu_record_sigsegv
Richard Henderson
2021-11-02
target/arm: Use cpu_loop_exit_sigsegv for mte tag lookup
Richard Henderson
2021-11-02
target/alpha: Implement alpha_cpu_record_sigsegv
Richard Henderson
2021-11-02
target/arm: Fixup comment re handle_cpu_signal
Richard Henderson
2021-10-29
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-pull-request' in...
Richard Henderson
2021-10-29
target/i386: Remove core-capability in Snowridge CPU model
Chenyi Qiang
2021-10-29
Merge remote-tracking branch 'remotes/alistair23/tags/pull-riscv-to-apply-202...
Richard Henderson
2021-10-29
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20211028' into staging
Richard Henderson
2021-10-29
target/riscv: change the api for RVF/RVD fmin/fmax
Chih-Min Chao
2021-10-29
target/riscv: remove force HS exception
Jose Martins
2021-10-29
target/riscv: fix VS interrupts forwarding to HS
Jose Martins
2021-10-28
Hexagon (target/hexagon) put writes to USR into temp until commit
Taylor Simpson
2021-10-28
Hexagon (target/hexagon) more tcg_constant_*
Taylor Simpson
2021-10-28
target/riscv: Allow experimental J-ext to be turned on
Alexey Baturo
2021-10-28
target/riscv: Implement address masking functions required for RISC-V Pointer...
Anatoly Parshintsev
2021-10-28
target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instr...
Alexey Baturo
2021-10-28
target/riscv: Print new PM CSRs in QEMU logs
Alexey Baturo
2021-10-28
target/riscv: Add J extension state description
Alexey Baturo
2021-10-28
target/riscv: Support CSRs required for RISC-V PM extension except for the h-...
Alexey Baturo
2021-10-28
target/riscv: Add CSR defines for RISC-V PM extension
Alexey Baturo
2021-10-28
target/riscv: Add J-extension into RISC-V
Alexey Baturo
2021-10-27
host-utils: add 128-bit quotient support to divu128/divs128
Luis Pires
2021-10-27
host-utils: move checks out of divu128/divs128
Luis Pires
[next]