summaryrefslogtreecommitdiff
path: root/target/xtensa
AgeCommit message (Expand)Author
2017-06-06target/xtensa: handle unknown registers in gdbstubMax Filippov
2017-06-06target/xtensa: support output to chardev consoleMax Filippov
2017-06-06target/xtensa: fix return value of read/write simcallsMax Filippov
2017-06-06target/xtensa: fix mapping direction in read/write simcallsMax Filippov
2017-03-18Merge remote-tracking branch 'remotes/xtensa/tags/20170317-xtensa' into stagingPeter Maydell
2017-03-11target/xtensa: fix semihosting argc/argv implementationMax Filippov
2017-03-09target/xtensa: hold BQL for interrupt processingAlex Bennée
2017-02-23target/xtensa: add two missing headers to core import scriptMax Filippov
2017-02-23target/xtensa: sim: instantiate local memoriesMax Filippov
2017-02-21monitor: Fix crashes when using HMP commands without CPUThomas Huth
2017-01-25Merge remote-tracking branch 'remotes/xtensa/tags/20170124-xtensa' into stagingPeter Maydell
2017-01-16target-xtensa: implement RER/WER instructionsMax Filippov
2017-01-15target/xtensa: implement MEMCTL SRMax Filippov
2017-01-15target/xtensa: fix ICACHE/DCACHE options detectionMax Filippov
2017-01-15target/xtensa: don't continue translation after exceptionMax Filippov
2017-01-15target/xtensa: support icountMax Filippov
2017-01-15target/xtensa: refactor CCOUNT/CCOMPAREMax Filippov
2017-01-15target/xtensa: implement RUNSTALLMax Filippov
2017-01-15target/xtensa: add static vectors selectionMax Filippov
2017-01-13cputlb: drop flush_global flag from tlb_flushAlex Bennée
2017-01-10target-xtensa: Use clrsb helperRichard Henderson
2017-01-10target-xtensa: Use clz opcodeRichard Henderson
2016-12-20Move target-* CPU file into a target/ folderThomas Huth