summaryrefslogtreecommitdiff
path: root/target/s390x
AgeCommit message (Expand)Author
2019-05-17s390x/tcg: Implement VECTOR ADDDavid Hildenbrand
2019-05-16Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190510' into stagingPeter Maydell
2019-05-13target/s390x: Use tcg_gen_abs_i64Richard Henderson
2019-05-10tcg: Use CPUClass::tlb_fill in cputlb.cRichard Henderson
2019-05-10target/s390x: Convert to CPUClass::tlb_fillRichard Henderson
2019-04-28Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190426' into stagingPeter Maydell
2019-04-25s390x/kvm: Configure page size after memory has actually been initializedDavid Hildenbrand
2019-04-24tcg: Hoist max_insns computation to tb_gen_codeRichard Henderson
2019-04-18qom/cpu: Simplify how CPUClass:cpu_dump_state() printsMarkus Armbruster
2019-04-18target: Simplify how the TARGET_cpu_list() printMarkus Armbruster
2019-04-18s390x/kvm: Report warnings with warn_report(), not error_printf()Markus Armbruster
2019-03-22trace-events: Shorten file names in commentsMarkus Armbruster
2019-03-11s390x/tcg: Implement VECTOR UNPACK *David Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR STORE WITH LENGTHDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR STORE MULTIPLEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR STORE ELEMENTDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR STOREDavid Hildenbrand
2019-03-11s390x/tcg: Provide probe_write_access helperDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR SIGN EXTEND TO DOUBLEWORDDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR SELECTDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR SCATTER ELEMENTDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR REPLICATE IMMEDIATEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR REPLICATEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR PERMUTE DOUBLEWORD IMMEDIATEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR PERMUTEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR PACK *David Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR MERGE (HIGH|LOW)David Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD WITH LENGTHDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD VR FROM GRS DISJOINTDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD VR ELEMENT FROM GRDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD TO BLOCK BOUNDARYDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD MULTIPLEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD LOGICAL ELEMENT AND ZERODavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD GR FROM VR ELEMENTDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD ELEMENT IMMEDIATEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD ELEMENTDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOAD AND REPLICATEDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR LOADDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR GENERATE MASKDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR GENERATE BYTE MASKDavid Hildenbrand
2019-03-11s390x/tcg: Implement VECTOR GATHER ELEMENTDavid Hildenbrand
2019-03-11s390x/tcg: Utilities for vector instruction helpersDavid Hildenbrand
2019-03-11s390x/tcg: Check vector register instructions at central pointDavid Hildenbrand
2019-03-11s390x/tcg: Define vector instruction formatsDavid Hildenbrand
2019-03-11target/s390x: Remove non-architected entries from struct LowCoreThomas Huth
2019-03-04s390x: Add floating-point extension facility to "qemu" cpu modelDavid Hildenbrand
2019-03-04s390x/tcg: Handle all rounding modes overwritten by BFP instructionsDavid Hildenbrand
2019-03-04s390x/tcg: Implement rounding mode and XxC for LOAD ROUNDEDDavid Hildenbrand
2019-03-04s390x/tcg: Implement XxC and checks for most FP instructionsDavid Hildenbrand
2019-03-04s390x/tcg: Prepare for IEEE-inexact-exception control (XxC)David Hildenbrand