summaryrefslogtreecommitdiff
path: root/target/riscv/insn_trans
AgeCommit message (Expand)Author
2021-01-18riscv: Add semihosting supportKeith Packard
2020-11-09target/riscv: Split the Hypervisor execute load helpersAlistair Francis
2020-11-09target/riscv: Remove the hyp load and store functionsAlistair Francis
2020-08-25target/riscv: Support the Virtual Instruction faultAlistair Francis
2020-08-25target/riscv: Allow generating hlv/hlvx/hsv instructionsAlistair Francis
2020-08-21target/riscv: check before allocating TCG tempsLIU Zhiwei
2020-08-21target/riscv: Clean up fmv.w.xLIU Zhiwei
2020-08-21target/riscv: Check nanboxed inputs in trans_rvf.inc.cRichard Henderson
2020-08-21target/riscv: Generate nanboxed results from trans_rvf.inc.cRichard Henderson
2020-08-21target/riscv: Generalize gen_nanbox_fpr to gen_nanbox_sRichard Henderson
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini
2020-07-22target/riscv: fix vector index load/store constraintsLIU Zhiwei
2020-07-22target/riscv: Quiet Coverity complains about vamo*LIU Zhiwei
2020-07-13target/riscv: fix return value of do_opivx_widen()Frank Chang
2020-07-13target/riscv: correct the gvec IR called in gen_vec_rsub16_i64()Frank Chang
2020-07-13target/riscv: fix rsub gvec tcg_assert_listed_vecop assertionFrank Chang
2020-07-02target/riscv: vector compress instructionLIU Zhiwei
2020-07-02target/riscv: vector register gather instructionLIU Zhiwei
2020-07-02target/riscv: vector slide instructionsLIU Zhiwei
2020-07-02target/riscv: floating-point scalar move instructionsLIU Zhiwei
2020-07-02target/riscv: integer scalar move instructionLIU Zhiwei
2020-07-02target/riscv: integer extract instructionLIU Zhiwei
2020-07-02target/riscv: vector element index instructionLIU Zhiwei
2020-07-02target/riscv: vector iota instructionLIU Zhiwei
2020-07-02target/riscv: set-X-first mask bitLIU Zhiwei
2020-07-02target/riscv: vmfirst find-first-set mask bitLIU Zhiwei
2020-07-02target/riscv: vector mask population count vmpopcLIU Zhiwei
2020-07-02target/riscv: vector mask-register logical instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point reduction instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point reduction instructionsLIU Zhiwei
2020-07-02target/riscv: vector wideing integer reduction instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width integer reduction instructionsLIU Zhiwei
2020-07-02target/riscv: narrowing floating-point/integer type-convert instructionsLIU Zhiwei
2020-07-02target/riscv: widening floating-point/integer type-convert instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point/integer type-convert instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point merge instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point classify instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point compare instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point sign-injection instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point min/max instructionsLIU Zhiwei
2020-07-02target/riscv: vector floating-point square-root instructionLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point fused multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point fused multiply-add instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point multiplyLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point multiply/divide instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening floating-point add/subtract instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width floating-point add/subtract instructionsLIU Zhiwei
2020-07-02target/riscv: vector narrowing fixed-point clip instructionsLIU Zhiwei
2020-07-02target/riscv: vector single-width scaling shift instructionsLIU Zhiwei
2020-07-02target/riscv: vector widening saturating scaled multiply-addLIU Zhiwei
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 20:52:05 +0000