| Age | Commit message (Expand) | Author |
|---|---|---|
| 2017-09-21 | mips: replace cpu_mips_init() with cpu_generic_init() | Igor Mammedov |
| 2017-09-21 | mips: introduce internal.h and cleanup cpu.h | Philippe Mathieu-Daudé |
| 2017-07-20 | target/mips: Add segmentation control registers | James Hogan |
| 2017-07-20 | target/mips: Add an MMU mode for ERL | James Hogan |
| 2017-07-20 | target/mips: Abstract mmu_idx from hflags | James Hogan |
| 2017-07-20 | target/mips: Add CP0_Ebase.WG (write gate) support | James Hogan |
| 2017-02-21 | target-mips: Provide function to test if a CPU supports an ISA | Paul Burton |
| 2017-01-13 | cputlb: drop flush_global flag from tlb_flush | Alex Bennée |
| 2017-01-13 | qom/cpu: move tlb_flush to cpu_common_reset | Alex Bennée |
| 2016-12-20 | Move target-* CPU file into a target/ folder | Thomas Huth |
 |
index : qemu | |
| QEMU is a generic and open source machine & userspace emulator and virtualizer. | cos |
| summaryrefslogtreecommitdiff |