summaryrefslogtreecommitdiff
path: root/target/m68k/translate.c
AgeCommit message (Expand)Author
2017-01-14target-m68k: increment/decrement with SPLaurent Vivier
2017-01-14target-m68k: CAS doesn't need aligned accessLaurent Vivier
2017-01-14target-m68k: manage pre-dec et post-inc in CASLaurent Vivier
2017-01-14target-m68k: fix gen_flush_flags()Laurent Vivier
2017-01-14target-m68k: fix bit operation with immediate valueLaurent Vivier
2017-01-14target-m68k: Implement bfffoRichard Henderson
2017-01-14target-m68k: Implement bitfield ops for memoryRichard Henderson
2017-01-14target-m68k: Implement bitfield ops for registersRichard Henderson
2016-12-27target-m68k: free TCG variables that are notLaurent Vivier
2016-12-27target-m68k: add rol/ror/roxl/roxr instructionsLaurent Vivier
2016-12-27target-m68k: Inline shiftsRichard Henderson
2016-12-27target-m68k: Do not cpu_abort on undefined insnsRichard Henderson
2016-12-27target-m68k: Implement 680x0 movemLaurent Vivier
2016-12-27target-m68k: add cas/cas2 opsLaurent Vivier
2016-12-27target-m68k: add abcd/sbcd/nbcdLaurent Vivier
2016-12-27target-m68k: add 680x0 divu/divs variantsLaurent Vivier
2016-12-27target-m68k: add 64bit mullLaurent Vivier
2016-12-27target-m68k: add cmpmLaurent Vivier
2016-12-27target-m68k: Split gen_lea and gen_eaRichard Henderson
2016-12-27target-m68k: Delay autoinc writebackRichard Henderson
2016-12-20Move target-* CPU file into a target/ folderThomas Huth
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 06:22:09 +0000