summaryrefslogtreecommitdiff
path: root/target/i386/cpu.h
AgeCommit message (Expand)Author
2021-10-01i386: Make Hyper-V version id configurableVitaly Kuznetsov
2021-10-01i386: Implement pseudo 'hv-avic' ('hv-apicv') enlightenmentVitaly Kuznetsov
2021-10-01i386: Support KVM_CAP_HYPERV_ENFORCE_CPUIDVitaly Kuznetsov
2021-10-01i386: Support KVM_CAP_ENFORCE_PV_FEATURE_CPUIDVitaly Kuznetsov
2021-09-30i386: Add get/set/migrate support for SGX_LEPUBKEYHASH MSRsSean Christopherson
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_1_EAXSean Christopherson
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_0_EBXSean Christopherson
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_0_EAXSean Christopherson
2021-09-30i386: Add primary SGX CPUID and MSR definesSean Christopherson
2021-09-21include/exec: Move cpu_signal_handler declarationRichard Henderson
2021-09-14user: Remove cpu_get_pic_interrupt() stubsPhilippe Mathieu-Daudé
2021-09-14target/i386: Restrict sysemu-only fpu_helper helpersPhilippe Mathieu-Daudé
2021-09-13target/i386: Added vVMLOAD and vVMSAVE featureLara Lazier
2021-09-13target/i386: Added changed priority check for VIRQLara Lazier
2021-09-13target/i386: Added VGIF V_IRQ masking capabilityLara Lazier
2021-09-13target/i386: Moved int_ctl into CPUX86State structureLara Lazier
2021-09-13target/i386: VMRUN and VMLOAD canonicalizationsLara Lazier
2021-09-13target/i386: add missing bits to CR4_RESERVED_MASKDaniel P. Berrangé
2021-07-22target/i386: Added consistency checks for EFERLara Lazier
2021-07-22target/i386: Added consistency checks for CR4Lara Lazier
2021-07-14Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-misc-20210713' int...Peter Maydell
2021-07-13target/i386: Correct implementation for FCS, FIP, FDS and FDPZiqiao Kong
2021-07-13target/i386: suppress CPUID leaves not defined by the CPU vendorMichael Roth
2021-07-09target/i386: fix exceptions for MOV to DRPaolo Bonzini
2021-07-06target/i386: Move X86XSaveArea into TCGDavid Edmondson
2021-07-06target/i386: Populate x86_ext_save_areas offsets using cpuid where possibleDavid Edmondson
2021-07-06target/i386: Make x86_ext_save_areas visible outside cpu.cDavid Edmondson
2021-07-06target/i386: Pass buffer and length to XSAVE helperDavid Edmondson
2021-07-06target/i386: Clarify the padding requirements of X86XSaveAreaDavid Edmondson
2021-07-06target/i386: Consolidate the X86XSaveArea offset checksDavid Edmondson
2021-07-06target/i386: Declare constants for XSAVE offsetsDavid Edmondson
2021-06-25target/i386: kvm: add support for TSC scalingPaolo Bonzini
2021-06-16target/i386: Added consistency checks for CR0Lara Lazier
2021-06-16target/i386: Refactored intercept checks into cpu_svm_has_interceptLara Lazier
2021-05-31i386: drop FEAT_HYPERV feature leavesVitaly Kuznetsov
2021-05-31i386: stop using env->features[] for filling Hyper-V CPUIDsVitaly Kuznetsov
2021-05-26i386/cpu: Expose AVX_VNNI instruction to guestYang Zhong
2021-05-19target/i386: Inline user cpu_svm_check_intercept_paramRichard Henderson
2021-05-11target/i386: extend pg_mode to more CR0 and CR4 bitsPaolo Bonzini
2021-05-11target/i386: move paging mode constants from SVM to cpu.hPaolo Bonzini
2021-05-10i386: make cpu_load_efer sysemu-onlyClaudio Fontana
2021-05-10i386: separate fpu_helper sysemu-only partsClaudio Fontana
2021-05-10i386: split cpu accelerators from cpu.c, using AccelCPUClassClaudio Fontana
2021-05-02vmstate: Constify some VMStateDescriptionsKeqian Zhu
2021-03-19target/i386: allow modifying TCG phys-addr-bitsPaolo Bonzini
2021-02-25target/i386: Add bus lock debug exception supportChenyi Qiang
2021-02-18i386: Add the support for AMD EPYC 3rd generation processorsBabu Moger
2021-02-16target/i386/hvf: add rdmsr 35H MSR_CORE_THREAD_COUNTVladislav Yaroshchuk
2021-02-08target/i386: Expose VMX entry/exit load pkrs control bitsChenyi Qiang
2021-02-08target/i86: implement PKSPaolo Bonzini
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 07:34:37 +0000