summaryrefslogtreecommitdiff
path: root/target-xtensa/overlay_tool.h
AgeCommit message (Expand)Author
2014-11-03target-xtensa: fix build for cores w/o windowed registersMax Filippov
2014-11-03target-xtensa: add definition for XTHAL_INTTYPE_PROFILINGMax Filippov
2014-02-24target-xtensa: provide HW confg ID registersMax Filippov
2014-02-24target-xtensa: refactor standard core configurationMax Filippov
2012-12-08target-xtensa: implement MISC SRMax Filippov
2012-12-08target-xtensa: restrict available SRs by enabled optionsMax Filippov
2012-12-08target-xtensa: implement CACHEATTR SRMax Filippov
2012-12-08target-xtensa: implement ATOMCTL SRMax Filippov
2012-09-22target-xtensa: handle boolean option in overlaysMax Filippov
2012-02-20target-xtensa: add DEBUG_SECTION to overlay toolMax Filippov
2012-02-18target-xtensa: define TLB_TEMPLATE for MMU-less coresMax Filippov
2011-11-26target-xtensa: fix MMUv3 initializationMax Filippov
2011-11-02target-xtensa: handle cache options in the overlay toolMax Filippov
2011-10-16target-xtensa: extract core configuration from overlayMax Filippov
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 15:45:10 +0000