summaryrefslogtreecommitdiff
path: root/target-ppc/translate.c
AgeCommit message (Expand)Author
2014-03-05target-ppc: Altivec 2.07: Vector Min/Max Doubleword InstructionsTom Musta
2014-03-05target-ppc: Altivec 2.07: Vector Population Count InstructionsTom Musta
2014-03-05target-ppc: Altivec 2.07: Add Vector Count Leading ZeroesTom Musta
2014-03-05target-ppc: Altivec 2.07: vmuluw InstructionTom Musta
2014-03-05target-ppc: Altivec 2.07: Multiply Even/Odd Word InstructionsTom Musta
2014-03-05target-ppc: Altivec 2.07: Add/Subtract Unsigned Doubleword ModuloTom Musta
2014-03-05target-ppc: Altivec 2.07: Vector Logical InstructionsTom Musta
2014-03-05target-ppc: Altivec 2.07: Add Support for R-Form Dual InstructionsTom Musta
2014-03-05target-ppc: Altivec 2.07: Add Opcode Macro for VX Form InstructionsTom Musta
2014-03-05target-ppc: Altivec 2.07: Add Support for Dual Altivec InstructionsTom Musta
2014-03-05target-ppc: Altivec 2.07: Add GEN_VXFORM3Tom Musta
2014-03-05target-ppc: Add Store Quadword ConditionalTom Musta
2014-03-05target-ppc: Add Load Quadword and ReserveTom Musta
2014-03-05target-ppc: Store QuadwordTom Musta
2014-03-05target-ppc: Load QuadwordTom Musta
2014-03-05target-ppc: Add is_user_mode Utility RoutineTom Musta
2014-03-05target-ppc: Add bctar InstructionTom Musta
2014-03-05target-ppc: Fix xxpermdi When T==A or T==BTom Musta
2014-03-05target-ppc: add extended opcodes for dcbt/dcbtstCédric Le Goater
2014-03-05target-ppc: Add ISA2.06 lfiwzx InstructionTom Musta
2014-03-05target-ppc: Add ISA 2.06 ftsqrtTom Musta
2014-03-05target-ppc: Add ISA 2.06 ftdiv InstructionTom Musta
2014-03-05target-ppc: Add ISA 2.06 fcfid[u][s] InstructionsTom Musta
2014-03-05target-ppc: Add ISA2.06 Float to Integer InstructionsTom Musta
2014-03-05target-ppc: Add ISA 2.06 stbcx. and sthcx. InstructionsTom Musta
2014-03-05target-ppc: Add ISA2.06 lbarx, lharx InstructionsTom Musta
2014-03-05target-ppc: Add ISA 2.06 divwe[o] InstructionsTom Musta
2014-03-05target-ppc: Add ISA 2.06 divweu[o] InstructionsTom Musta
2014-03-05target-ppc: Add ISA2.06 divde[o] InstructionsTom Musta
2014-03-05target-ppc: Add ISA2.06 divdeu[o] InstructionsTom Musta
2014-03-05target-ppc: Add ISA2.06 bpermd InstructionTom Musta
2014-03-05target-ppc: Scalar Non-Signalling ConversionsTom Musta
2014-03-05target-ppc: Scalar Round to Single PrecisionTom Musta
2014-03-05target-ppc: Floating Merge Word InstructionsTom Musta
2014-03-05target-ppc: Move To/From VSR InstructionsTom Musta
2014-03-05target-ppc: VSX Stage 4: Add xxleqv, xxlnand and xxlorcTom Musta
2014-03-05target-ppc: VSX Stage 4: Add xscvsxdsp and xscvuxdspTom Musta
2014-03-05target-ppc: VSX Stage 4: Add Scalar SP Fused Multiply-AddsTom Musta
2014-03-05target-ppc: VSX Stage 4: add xsrsqrtespTom Musta
2014-03-05target-ppc: VSX Stage 4: Add xssqrtspTom Musta
2014-03-05target-ppc: VSX Stage 4: Add xsrespTom Musta
2014-03-05target-ppc: VSX Stage 4: Add xsdivspTom Musta
2014-03-05target-ppc: VSX Stage 4: Add xsmulspTom Musta
2014-03-05target-ppc: VSX Stage 4: Add xsaddsp and xssubspTom Musta
2014-03-05target-ppc: VSX Stage 4: Add stxsiwx and stxsspxTom Musta
2014-03-05target-ppc: VSX Stage 4: Refactor stxsdxTom Musta
2014-03-05target-ppc: VSX Stage 4: Add lxsiwax, lxsiwzx and lxsspxTom Musta
2014-03-05target-ppc: VSX Stage 4: Refactor lxsdxTom Musta
2014-03-05target-ppc: Add VSX Rounding InstructionsTom Musta
2014-03-05target-ppc: Add VSX ISA2.06 Integer Conversion InstructionsTom Musta
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 22:30:58 +0000