summaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)Author
2016-02-11target-arm: Update arm_generate_debug_exceptions() to handle EL2/EL3Peter Maydell
2016-02-11target-arm: Use access_trap_aa32s_el1() for SCR and MVBARPeter Maydell
2016-02-11target-arm: Implement MDCR_EL3 and SDCRPeter Maydell
2016-02-11target-arm: Fix typo in comment in arm_is_secure_below_el3()Peter Maydell
2016-02-09tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson
2016-02-09tcg: Remove lingering references to gen_opc_bufRichard Henderson
2016-02-04Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20160203'...Peter Maydell
2016-02-03target-arm: Don't report presence of EL2 if it doesn't existPeter Maydell
2016-02-03target-arm: Implement the S2 MMU inputsize > pamax checkEdgar E. Iglesias
2016-02-03target-arm: Rename check_s2_startlevel to check_s2_mmu_setupEdgar E. Iglesias
2016-02-03target-arm: Apply S2 MMU startlevel table size check to AArch64Edgar E. Iglesias
2016-02-03target-arm: Make various system registers visible to EL3Peter Maydell
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini
2016-01-29arm: Clean up includesPeter Maydell
2016-01-27gdb: provide the name of the architecture in the target.xmlDavid Hildenbrand
2016-01-21target-arm: Implement FPEXC32_EL2 system registerPeter Maydell
2016-01-21target-arm: ignore ELR_ELx[1] for exception return to 32-bit ARM modePeter Maydell
2016-01-21target-arm: Implement remaining illegal return event checksPeter Maydell
2016-01-21target-arm: Handle exception return from AArch64 to non-EL0 AArch32Peter Maydell
2016-01-21target-arm: Fix wrong AArch64 entry offset for EL2/EL3 targetPeter Maydell
2016-01-21target-arm: Pull semihosting handling out to arm_cpu_do_interrupt()Peter Maydell
2016-01-21target-arm: Use a single entry point for AArch64 and AArch32 exceptionsPeter Maydell
2016-01-21target-arm: Move aarch64_cpu_do_interrupt() to helper.cPeter Maydell
2016-01-21target-arm: Properly support EL2 and EL3 in arm_el_is_aa64()Peter Maydell
2016-01-21target-arm: Support multiple address spaces in page table walksPeter Maydell
2016-01-21target-arm: Implement cpu_get_phys_page_attrs_debugPeter Maydell
2016-01-21target-arm: Implement asidx_from_attrsPeter Maydell
2016-01-21target-arm: Add QOM property for Secure memory regionPeter Maydell
2016-01-18target-arm: Clean up includesPeter Maydell
2016-01-15target-arm: dump-guest-memory: add vfp notes for armAndrew Jones
2016-01-15target-arm: dump-guest-memory: add prfpreg notes for aarch64Andrew Jones
2016-01-15target-arm: support QMP dump-guest-memoryAndrew Jones
2016-01-15target-arm: Use the right MMU index in arm_regime_using_lpae_formatAlvise Rigo
2016-01-13error: Strip trailing '\n' from error string arguments (again)Markus Armbruster
2015-12-17kvm: x86: add support for KVM_CAP_SPLIT_IRQCHIPPaolo Bonzini
2015-12-17target-arm: kvm - re-inject guest debug exceptionsAlex Bennée
2015-12-17target-arm: kvm - add support for HW assisted debugAlex Bennée
2015-12-17target-arm: kvm - support for single stepAlex Bennée
2015-12-17target-arm: kvm - implement software breakpointsAlex Bennée
2015-12-17target-arm: kvm64 - introduce kvm_arm_init_debug()Alex Bennée
2015-12-17target-arm: Fix and improve AA32 singlestep translation completion codeSergey Fedorov
2015-12-17target-arm: raise exception on misaligned LDREX operandsAndrew Baumann
2015-11-24target-arm/translate-a64.c: Correct unallocated checks for ldst_exclPeter Maydell
2015-11-24target-arm: Don't mask out bits [47:40] in LPAE descriptors for v8Peter Maydell
2015-11-19target-arm: Update condexec before arch BP check in AA32 translationSergey Fedorov
2015-11-19target-arm: Update condexec before CP access check in AA32 translationSergey Fedorov
2015-11-12target-arm: Update PC before calling gen_helper_check_breakpoints()Sergey Fedorov
2015-11-10target-arm: Clean up DISAS_UPDATE usage in AArch32 translation codeSergey Fedorov
2015-11-10target-arm: Fix gdb singlestep handling in arm_debug_excp_handler()Sergey Fedorov
2015-11-03target-arm: Report S/NS status in the CPU debug logsPeter Maydell