summaryrefslogtreecommitdiff
path: root/target-arm/translate-a64.c
AgeCommit message (Expand)Author
2014-06-09target-arm: A64: Implement two-register SHA instructionsPeter Maydell
2014-06-09target-arm: A64: Implement 3-register SHA instructionsPeter Maydell
2014-06-09target-arm: A64: Implement AES instructionsPeter Maydell
2014-06-09target-arm: A64: Implement CRC instructionsPeter Maydell
2014-06-09target-arm: A64: Use PMULL feature bit for PMULLPeter Maydell
2014-06-05target-arm: move arm_*_code to a separate filePaolo Bonzini
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson
2014-05-27target-arm: A64: Trap ERET from EL0 at translation timeEdgar E. Iglesias
2014-05-27target-arm: Move get_mem_index to translate.hEdgar E. Iglesias
2014-05-01target-arm: A64: Handle blr lrEdgar E. Iglesias
2014-05-01target-arm: implement WFE/YIELD as a yield for AArch64Rob Herring
2014-04-17target-arm: A64: fix unallocated test of scalar SQXTUNAlex Bennée
2014-04-17target-arm: Implement AArch64 EL1 exception handlingRob Herring
2014-04-17target-arm: A64: Implement DC ZVAPeter Maydell
2014-04-17target-arm: A64: Add assertion that FP access was checkedPeter Maydell
2014-04-17target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN setPeter Maydell
2014-04-17target-arm: Add support for generating exceptions with syndrome informationPeter Maydell
2014-04-17target-arm: Provide correct syndrome information for cpreg access trapsPeter Maydell
2014-04-17target-arm: Split out private-to-target functions into internals.hPeter Maydell
2014-03-24target-arm: Fix A64 Neon MLSPeter Maydell
2014-03-18target-arm: A64: Add saturating accumulate ops (USQADD/SUQADD)Alex Bennée
2014-03-18target-arm: A64: Add saturating int ops (SQNEG/SQABS)Alex Bennée
2014-03-17target-arm: A64: Add [UF]RSQRTE (reciprocal root estimate)Alex Bennée
2014-03-17target-arm: A64: Implement FCVTXNPeter Maydell
2014-03-17target-arm: A64: Implement scalar saturating narrow opsAlex Bennée
2014-03-17target-arm: A64: Move handle_2misc_narrow functionAlex Bennée
2014-03-17target-arm: A64: Implement AdvSIMD reciprocal estimate insns URECPE, FRECPEAlex Bennée
2014-03-17target-arm: A64: Implement FCVTZS, FCVTZU in the shift-imm categoriesPeter Maydell
2014-03-17target-arm: A64: Handle saturating left shifts SQSHL, SQSHLU, UQSHLPeter Maydell
2014-03-17target-arm: A64: Implement FRINT*Peter Maydell
2014-03-17target-arm: A64: Implement SRIPeter Maydell
2014-03-17target-arm: A64: Add FRECPX (reciprocal exponent)Alex Bennée
2014-03-17target-arm: A64: List unsupported shift-imm opcodesPeter Maydell
2014-03-17target-arm: A64: Implement FCVTLPeter Maydell
2014-03-17target-arm: A64: Implement FCVTNPeter Maydell
2014-03-17target-arm: A64: Implement FCVT[NMAPZ][SU] SIMD instructionsPeter Maydell
2014-03-17target-arm: A64: Implement SHLL, SHLL2Peter Maydell
2014-03-17target-arm: A64: Implement SADDLP, UADDLP, SADALP, UADALPPeter Maydell
2014-03-17target-arm: A64: Saturating and narrowing shift opsAlex Bennée
2014-03-17target-arm: A64: Add remaining CLS/Z vector opsAlex Bennée
2014-03-17target-arm: A64: Add FSQRT to C3.6.17 (two misc)Alex Bennée
2014-03-17target-arm: A64: Add last AdvSIMD Integer to FP opsAlex Bennée
2014-03-17target-arm: A64: Fix bug in add_sub_ext handling of rnAlex Bennée
2014-03-17target-arm: A64: Implement PMULL instructionPeter Maydell
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber
2014-03-10target-arm: Fix intptr_t vs tcg_target_longRichard Henderson
2014-02-26target-arm: A64: Implement MSR (immediate) instructionsPeter Maydell
2014-02-26target-arm: A64: Implement WFIPeter Maydell
2014-02-26target-arm: Get MMU index information correct for A64 codePeter Maydell
2014-02-26target-arm: Implement AArch64 CurrentEL sysregPeter Maydell
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 13:42:01 +0000