summaryrefslogtreecommitdiff
path: root/include/hw/riscv
AgeCommit message (Expand)Author
2020-09-18Use OBJECT_DECLARE_SIMPLE_TYPE when possibleEduardo Habkost
2020-09-18sifive_u: Rename memmap enum constantsEduardo Habkost
2020-09-18sifive_e: Rename memmap enum constantsEduardo Habkost
2020-09-13Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...Peter Maydell
2020-09-09hw/riscv: Move sifive_test model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_uart model to hw/charBin Meng
2020-09-09hw/riscv: Move riscv_htif model to hw/charBin Meng
2020-09-09hw/riscv: Move sifive_plic model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng
2020-09-09hw/riscv: Move sifive_gpio model to hw/gpioBin Meng
2020-09-09hw/riscv: Move sifive_u_otp model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_u_prci model to hw/miscBin Meng
2020-09-09hw/riscv: Move sifive_e_prci model to hw/miscBin Meng
2020-09-09hw/riscv: sifive_u: Connect a DMA controllerBin Meng
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Hook GPIO controllersBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMsBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect a DMA controllerBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD cardBin Meng
2020-09-09hw/riscv: microchip_pfsoc: Connect 5 MMUARTsBin Meng
2020-09-09hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit boardBin Meng
2020-09-09hw/riscv: hart: Add a new 'resetvec' propertyBin Meng
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost
2020-08-27opentitan: Rename memmap enum constantsEduardo Habkost
2020-08-25hw/riscv: virt: Allow creating multiple NUMA socketsAnup Patel
2020-08-25hw/riscv: spike: Allow creating multiple NUMA socketsAnup Patel
2020-08-25hw/riscv: Add helpers for RISC-V multi-socket NUMA machinesAnup Patel
2020-08-25hw/riscv: Allow creating multiple instances of PLICAnup Patel
2020-08-25hw/riscv: Allow creating multiple instances of CLINTAnup Patel
2020-08-21hw/riscv: sifive_u: Add a dummy L2 cache controller deviceBin Meng
2020-07-13riscv: Add opensbi firmware dynamic supportAtish Patra
2020-07-13RISC-V: Copy the fdt in dram instead of ROMAtish Patra
2020-07-13riscv: Unify Qemu's reset vector code pathAtish Patra
2020-06-19hw/riscv: sifive_u: Add a dummy DDR memory controller deviceBin Meng
2020-06-19hw/riscv: sifive_u: Support different boot source per MSEL pin stateBin Meng
2020-06-19hw/riscv: sifive_u: Add a new property msel for MSEL pin stateBin Meng
2020-06-19hw/riscv: sifive_u: Hook a GPIO controllerBin Meng
2020-06-19hw/riscv: sifive_gpio: Add a new 'ngpio' propertyBin Meng
2020-06-19hw/riscv: sifive_gpio: Clean up the codesBin Meng
2020-06-19riscv/opentitan: Connect the UART deviceAlistair Francis
2020-06-19riscv/opentitan: Connect the PLIC deviceAlistair Francis
2020-06-19sifive_e: Support the revB machineAlistair Francis
2020-06-15riscv: Fix type of SiFive[EU]SocState, member parent_objMarkus Armbruster
2020-06-03riscv: Initial commit of OpenTitan machineAlistair Francis
2020-06-03riscv/boot: Add a missing header includeAlistair Francis
2020-06-03riscv: sifive_e: Manually define the machineAlistair Francis
2020-06-03hw/riscv: spike: Remove deprecated ISA specific machinesAlistair Francis
2020-04-29hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel
2020-04-29riscv/sifive_u: Add a serial property to the sifive_u machineBin Meng
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 16:24:06 +0000