summaryrefslogtreecommitdiff
path: root/include/exec/exec-all.h
AgeCommit message (Expand)Author
2020-05-11accel/tcg: Add probe_access_flagsRichard Henderson
2020-05-11accel/tcg: Add block comment for probe_accessRichard Henderson
2019-12-16tcg: cputlb: Add probe_readBeata Michalska
2019-10-28include/exec: wrap cpu_ldst.h in CONFIG_TCGAlex Bennée
2019-10-28cputlb: introduce get_page_addr_code_hostpEmilio G. Cota
2019-10-28cputlb: document get_page_addr_codeEmilio G. Cota
2019-10-10s390x/tcg: MVCL: Exit to main loop if requestedDavid Hildenbrand
2019-09-25cputlb: Partially inline memory_region_section_get_iotlbRichard Henderson
2019-09-03tcg: Factor out probe_write() logic into probe_access()David Hildenbrand
2019-09-03tcg: Make probe_write() return a pointer to the host pageDavid Hildenbrand
2019-09-03tcg: Factor out CONFIG_USER_ONLY probe_write() from s390x codeDavid Hildenbrand
2019-08-16include: Make headers more self-containedMarkus Armbruster
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster
2019-05-10tcg: Use CPUClass::tlb_fill in cputlb.cRichard Henderson
2019-04-24tcg: Hoist max_insns computation to tb_gen_codeRichard Henderson
2019-02-11exec-all: document that tlb_fill can trigger a TLB resizeEmilio G. Cota
2019-01-29accel/tcg: Add cluster number to TCG TB hashPeter Maydell
2018-10-18exec: introduce tlb_initEmilio G. Cota
2018-08-14accel/tcg: Check whether TLB entry is RAM consistently with how we set it upPeter Maydell
2018-07-02tcg: simplify !CONFIG_TCG handling of tb_invalidate_*Paolo Bonzini
2018-07-02tcg: Fix --disable-tcg build breakagePhilippe Mathieu-Daudé
2018-06-28move public invalidate APIs out of translate-all.{c,h}, clean upPaolo Bonzini
2018-06-15tcg: remove tb_lockEmilio G. Cota
2018-06-15translate-all: protect TB jumps with a per-destination-TB lockEmilio G. Cota
2018-06-15translate-all: introduce assert_no_pages_lockedEmilio G. Cota
2018-06-15translate-all: use per-page locking in !user-modeEmilio G. Cota
2018-06-15translate-all: iterate over TBs in a page with PAGE_FOR_EACH_TBEmilio G. Cota
2018-06-15tcg: track TBs with per-region BST'sEmilio G. Cota
2018-06-15exec.c: Handle IOMMUs in address_space_translate_for_iotlb()Peter Maydell
2018-06-15cputlb: Pass cpu_transaction_failed() the correct physaddrPeter Maydell
2018-05-31Make tb_invalidate_phys_addr() take a MemTxAttrs argumentPeter Maydell
2018-04-11icount: fix cpu_restore_state_from_tb for non-tb-exit casesPavel Dovgalyuk
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2017-12-21cpu: refactor cpu_address_space_init()Peter Xu
2017-11-13accel/tcg/translate-all: expand cpu_restore_state addr checkAlex Bennée
2017-10-24exec-all: rename tb_free to tb_removeEmilio G. Cota
2017-10-24translate-all: use a binary search tree to track TBs in TBContextEmilio G. Cota
2017-10-24tcg: Remove CF_IGNORE_ICOUNTRichard Henderson
2017-10-24tcg: Add CF_LAST_IO + CF_USE_ICOUNT to CF_HASH_MASKRichard Henderson
2017-10-24tcg: Include CF_COUNT_MASK in CF_HASH_MASKRichard Henderson
2017-10-24tcg: define CF_PARALLEL and use it for TB hashing along with CF_COUNT_MASKEmilio G. Cota
2017-10-10exec-all: extract tb->tc_* into a separate struct tc_tbEmilio G. Cota
2017-10-10exec-all: introduce TB_PAGE_ADDR_FMTEmilio G. Cota
2017-10-10exec-all: bring tb->invalid into tb->cflagsEmilio G. Cota
2017-10-10exec-all: fix typos in TranslationBlock's documentationEmilio G. Cota
2017-09-07tcg: Move USE_DIRECT_JUMP discriminator to tcg/cpu/tcg-target.hRichard Henderson
2017-09-06target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova
2017-09-06tcg: Add generic DISAS_NORETURNRichard Henderson
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova
2017-07-18Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170717'...Peter Maydell
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 07:10:57 +0000