summaryrefslogtreecommitdiff
path: root/hw/ppc/pnv.c
AgeCommit message (Expand)Author
2020-01-24qdev: set properties with device_class_set_props()Marc-André Lureau
2020-01-08pnv/xive: Deduce the PnvXive pointer from XiveTCTX::xptrGreg Kurz
2020-01-08xive: Add a "presenter" link property to the TCTX objectCédric Le Goater
2020-01-08ppc/pnv: Add a "pnor" const link property to the BMC internal simulatorGreg Kurz
2020-01-08ppc/pnv: Add an "nr-threads" property to the base chip classGreg Kurz
2020-01-08spapr, pnv, xive: Add a "xive-fabric" link to the XIVE routerGreg Kurz
2020-01-08ppc/pnv: Introduce a "xics" property under the POWER8 chipCédric Le Goater
2020-01-08ppc/pnv: Introduce a "xics" property alias under the PSI modelCédric Le Goater
2020-01-08ppc/pnv: Drop "num-chips" machine propertyGreg Kurz
2020-01-08ppc/pnv: Modify the powerdown notifier to get the PowerNV machineCédric Le Goater
2019-12-17ppc/pnv: Drop PnvChipClass::typeGreg Kurz
2019-12-17ppc/pnv: Introduce PnvChipClass::xscom_pcba() methodGreg Kurz
2019-12-17ppc/pnv: Pass content of the "compatible" property to pnv_dt_xscom()Greg Kurz
2019-12-17ppc/pnv: Pass XSCOM base address and address size to pnv_dt_xscom()Greg Kurz
2019-12-17ppc/pnv: Introduce PnvChipClass::xscom_core_base() methodGreg Kurz
2019-12-17ppc/pnv: Introduce PnvChipClass::intc_print_info() methodGreg Kurz
2019-12-17ppc/pnv: Introduce PnvMachineClass::dt_power_mgt()Greg Kurz
2019-12-17ppc/pnv: Introduce PnvMachineClass and PnvMachineClass::compatGreg Kurz
2019-12-17ppc/pnv: Fix OCC common area region mappingCédric Le Goater
2019-12-17ppc/pnv: Introduce PBA registersCédric Le Goater
2019-12-17ppc/pnv: add a LPC Controller model for POWER10Cédric Le Goater
2019-12-17ppc/pnv: add a PSI bridge model for POWER10Cédric Le Goater
2019-12-17ppc/pnv: Introduce a POWER10 PnvChip and a powernv10 machineCédric Le Goater
2019-12-17ppc/pnv: Clarify how the TIMA is accessed on a multichip systemCédric Le Goater
2019-12-17ppc/pnv: Implement the XiveFabric interfaceCédric Le Goater
2019-12-17ppc/pnv: Fix TIMA indirect accessCédric Le Goater
2019-12-17ppc/pnv: Instantiate cores separatelyGreg Kurz
2019-12-17ppc/pnv: Create BMC devices at machine initCédric Le Goater
2019-12-17ppc/pnv: Add HIOMAP commandsCédric Le Goater
2019-12-17ppc/pnv: Link "chip" property to PnvXive::chip pointerGreg Kurz
2019-12-17ppc/pnv: Link "chip" property to PnvCore::chip pointerGreg Kurz
2019-12-17ppc/pnv: Link "chip" property to PnvHomer::chip pointerGreg Kurz
2019-12-17ppc/pnv: Link "psi" property to PnvOCC::psi pointerGreg Kurz
2019-12-17ppc/pnv: Link "psi" property to PnvLpc::psi pointerGreg Kurz
2019-12-17ppc/pnv: Drop "chip" link from POWER9 PSI objectGreg Kurz
2019-12-17ppc/pnv: Add a "/qemu" device tree nodeCédric Le Goater
2019-12-17ppc/pnv: Add a PNOR modelCédric Le Goater
2019-11-18ppc: Add intc_destroy() handlers to SpaprInterruptController/PnvChipGreg Kurz
2019-10-24hw: Move MC146818 device from hw/timer/ to hw/rtc/ subdirectoryPhilippe Mathieu-Daudé
2019-10-24ppc: Reset the interrupt presenter from the CPU reset handlerCédric Le Goater
2019-10-04ppc/pnv: Remove the XICSFabric Interface from the POWER9 machineCédric Le Goater
2019-10-04hw/ppc/pnv_homer: add PowerNV homer device modelBalamuruhan S
2019-10-04hw/ppc/pnv_occ: add sram device model for occ common areaBalamuruhan S
2019-10-04hw/ppc/pnv: fix checkpatch.pl coding style warningsBalamuruhan S
2019-08-29ppc/pnv: Introduce PowerNV machines with fixed CPU modelsCédric Le Goater
2019-08-29ppc/pnv: Generate phandle for the "interrupt-parent" propertyCédric Le Goater
2019-08-29ppc/pnv: Set default ram size to 1.75GBJoel Stanley
2019-08-16sysemu: Split sysemu/runstate.h off sysemu/sysemu.hMarkus Armbruster
2019-08-16Include hw/boards.h a bit lessMarkus Armbruster
2019-08-16Include hw/qdev-properties.h lessMarkus Armbruster
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 09:00:42 +0000