summaryrefslogtreecommitdiff
path: root/hw/microblaze
AgeCommit message (Expand)Author
2013-08-28hw: Clean up bogus default boot orderMarkus Armbruster
2013-07-09microblaze: Fix latent bug with default DTB lookupMarkus Armbruster
2013-07-04memory: add owner argument to initialization functionsPaolo Bonzini
2013-06-18microblaze/petalogix_s3adsp1800_mmu: Fix UART IRQPeter Crosthwaite
2013-06-14microblaze: Remove CONFIG_FDT conditionalsPeter Maydell
2013-04-19Remove unneeded type castsStefan Weil
2013-04-16stream: Remove app argument hackPeter Crosthwaite
2013-04-16xilinx_axidma: Create Proxy object for streamPeter Crosthwaite
2013-04-16xilinx_axienet: Create Proxy object for streamPeter Crosthwaite
2013-04-16petalogix_ml605_mmu: Attach ethernet to machinePeter Crosthwaite
2013-04-16petalogix_ml605_mmu: Fix machine node attachmentPeter Crosthwaite
2013-04-15arm: fix location of some include filesPeter Maydell
2013-04-08hw: move private headers to hw/ subdirectories.Paolo Bonzini
2013-04-08hw: move SSI controllers to hw/ssi/, configure via default-configs/Paolo Bonzini
2013-04-08hw: move NICs to hw/net/, configure via default-configs/Paolo Bonzini
2013-04-08hw: move headers to include/Paolo Bonzini
2013-04-05petalogix_ml605_mmu: Cleanup ssi_create_slave()Peter Crosthwaite
2013-03-12cpu: Pass CPUState to cpu_interrupt()Andreas Färber
2013-03-12exec: Pass CPUState to cpu_reset_interrupt()Andreas Färber
2013-03-01hw: move boards and other isolated files to hw/ARCHPaolo Bonzini
2013-03-01build: always link device_tree.o into emulators if libfdt availablePaolo Bonzini
2012-10-10xilinx_spi: Initial impl. of Xilinx SPI controllerPeter A. G. Crosthwaite
2012-06-15xilinx_axi*: Share devices between microblaze and microblazeelAndreas Färber
2012-06-15hw/xilinx_*: Share Xilinx devices between ppc and microblazeAndreas Färber
2012-06-07build: move device tree to per-target Makefile.objsPaolo Bonzini
2012-06-07build: move obj-TARGET-y variables to nested Makefile.objsPaolo Bonzini
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 17:34:53 +0000