| Age | Commit message (Expand) | Author |
|---|---|---|
| 2019-06-17 | hw/intc/arm_gicv3: GICD_TYPER.SecurityExtn is RAZ if GICD_CTLR.DS == 1 | Peter Maydell |
| 2019-06-17 | hw/intc/arm_gicv3: Fix decoding of ID register range | Peter Maydell |
| 2018-06-22 | hw/intc/arm_gicv3: fix an extra left-shift when reading IPRIORITYR | Amol Surati |
| 2018-01-11 | hw/intc/arm_gicv3: Make reserved register addresses RAZ/WI | Peter Maydell |
| 2016-06-20 | hw/intc/arm_gicv3: Fix compilation with simple trace backend | Peter Maydell |
| 2016-06-17 | hw/intc/arm_gicv3: Implement gicv3_set_irq() | Peter Maydell |
| 2016-06-17 | hw/intc/arm_gicv3: Implement GICv3 distributor registers | Shlomo Pongratz |
 |
index : qemu | |
| QEMU is a generic and open source machine & userspace emulator and virtualizer. | cos |
| summaryrefslogtreecommitdiff |