summaryrefslogtreecommitdiff
path: root/hw/dma
AgeCommit message (Expand)Author
2013-07-29pl080: QOM'ify pl080 and pl081Andreas Färber
2013-07-29pl080: Rename pl080_state to PL080StateAndreas Färber
2013-07-15hw/dma/omap_dma: Fix bugs with DMA requests above 32Peter Maydell
2013-07-04hw/d*: pass owner to memory_region_init* functionsPaolo Bonzini
2013-07-04piolist: add owner argument to initialization functions and pass devicesPaolo Bonzini
2013-07-04memory: add owner argument to initialization functionsPaolo Bonzini
2013-07-04i82374: replace register_ioport*Jan Kiszka
2013-06-20dma: eliminate DMAContextPaolo Bonzini
2013-06-15Merge branch 'realize-isa.v2' of git://github.com/afaerber/qemu-cpuBlue Swirl
2013-06-10xilinx_axidma: Do not set DMA .notify to NULL after notifyWendy Liang
2013-06-07isa: Use realizefn for ISADeviceAndreas Färber
2013-05-20Rename hexdump to avoid FreeBSD libutil conflictEd Maste
2013-04-29i82374: QOM'ifyAndreas Färber
2013-04-20qdev: Drop taddr propertiesPeter Maydell
2013-04-19Remove unneeded type castsStefan Weil
2013-04-16stream: Remove app argument hackPeter Crosthwaite
2013-04-16xilinx_axienet/dma: Implement rx path flow controlPeter Crosthwaite
2013-04-16stream: Add flow control APIPeter Crosthwaite
2013-04-16xilinx_axidma: Fix rx/tx halted bit.Peter Crosthwaite
2013-04-16xilinx_axidma: Create Proxy object for streamPeter Crosthwaite
2013-04-16xilinx_axidma: converted init->realizePeter Crosthwaite
2013-04-16xilinx_axidma: Register reset properlyPeter Crosthwaite
2013-04-16xilinx_axidma: Defined and use type cast macroPeter Crosthwaite
2013-04-16xilinx_axidma: typedef XilinxAXIDMA structPeter Crosthwaite
2013-04-08hw: move DMA controllers to hw/dma/, configure with default-configs/Paolo Bonzini
2013-04-08hw: move target-independent files to subdirectoriesPaolo Bonzini
2013-04-08hw: make subdirectories for devicesPaolo Bonzini
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 17:36:51 +0000