summaryrefslogtreecommitdiff
path: root/disas/mips.c
AgeCommit message (Expand)Author
2020-01-29target/mips: Add implementation of GINVT instructionYongbok Kim
2019-04-18disas: Rename include/disas/bfd.h back to include/disas/dis-asm.hMarkus Armbruster
2016-07-18disas: Remove unused macro '_'Lluís Vilanova
2016-02-26target-mips: implement R6 multi-threadingYongbok Kim
2016-01-23mips: Clean up includesPeter Maydell
2015-10-19disas/mips: Add R6 jr/jr.hb to disassemblerJames Hogan
2015-07-15disas/mips: fix disassembling R6 instructionsYongbok Kim
2015-06-12target-mips: add MTHC0 and MFHC0 instructionsLeon Alrae
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae
2014-12-16disas/mips: disable unused mips16_to_32_reg_map[]Leon Alrae
2014-12-16disas/mips: remove unused mips_msa_control_names_numeric[32]Leon Alrae
2014-11-03disas/mips.c: disassemble MSA instructionsYongbok Kim
2014-11-03target-mips: add TLBINV supportLeon Alrae
2014-10-14target-mips: remove JR, BLTZAL, BGEZAL and add NAL, BAL instructionsYongbok Kim
2014-10-14target-mips: add new Floating Point Comparison instructionsYongbok Kim
2014-10-14target-mips: add new Floating Point instructionsLeon Alrae
2014-10-14target-mips: add AUI, LSA and PCREL instruction familiesLeon Alrae
2014-10-13target-mips: add compact and CP1 branchesYongbok Kim
2014-10-13target-mips: add ALIGN, DALIGN, BITSWAP and DBITSWAP instructionsYongbok Kim
2014-10-13target-mips: move CLO, DCLO, CLZ, DCLZ, SDBBP and free special2 in R6Leon Alrae
2014-10-13target-mips: redefine Integer Multiply and Divide instructionsLeon Alrae
2014-10-13target-mips: move PREF, CACHE, LLD and SCD instructionsLeon Alrae
2014-10-13target-mips: move LL and SC instructionsLeon Alrae
2014-10-13target-mips: add SELEQZ and SELNEZ instructionsLeon Alrae
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 07:31:46 +0000