index
:
qemu
fix/guest_error_led_mask
QEMU is a generic and open source machine & userspace emulator and virtualizer.
cos
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2021-05-13
Merge remote-tracking branch 'remotes/armbru/tags/pull-misc-2021-05-12' into ...
Peter Maydell
2021-05-13
Merge remote-tracking branch 'remotes/philmd/tags/pflash-20210511' into staging
Peter Maydell
2021-05-12
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210...
Peter Maydell
2021-05-12
Drop the deprecated unicore32 target
Markus Armbruster
2021-05-12
Drop the deprecated lm32 target
Markus Armbruster
2021-05-12
block: Drop the sheepdog block driver
Markus Armbruster
2021-05-12
Remove the deprecated moxie target
Thomas Huth
2021-05-12
monitor/qmp: fix race on CHR_EVENT_CLOSED without OOB
Stefan Reiter
2021-05-12
Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...
Peter Maydell
2021-05-12
Merge remote-tracking branch 'remotes/kraxel/tags/vga-20210510-pull-request' ...
Peter Maydell
2021-05-12
coverity-scan: list components, move model to scripts/coverity-scan
Paolo Bonzini
2021-05-12
configure: fix detection of gdbus-codegen
Paolo Bonzini
2021-05-12
qemu-option: support accept-any QemuOptsList in qemu_opts_absorb_qdict
Paolo Bonzini
2021-05-12
Merge remote-tracking branch 'remotes/aperard/tags/pull-xen-20210510' into st...
Peter Maydell
2021-05-11
Merge remote-tracking branch 'remotes/thuth-gitlab/tags/s390-ccw-bios-2021-05...
Peter Maydell
2021-05-11
hw/block/pflash_cfi02: Do not create aliases when not necessary
Philippe Mathieu-Daudé
2021-05-11
hw/block/pflash_cfi02: Set romd mode in pflash_cfi02_realize()
Philippe Mathieu-Daudé
2021-05-11
Merge remote-tracking branch 'remotes/dgilbert-gitlab/tags/pull-virtiofs-2021...
Peter Maydell
2021-05-11
target/riscv: Fix the RV64H decode comment
Alistair Francis
2021-05-11
target/riscv: Consolidate RV32/64 16-bit instructions
Alistair Francis
2021-05-11
target/riscv: Consolidate RV32/64 32-bit instructions
Alistair Francis
2021-05-11
target/riscv: Remove an unused CASE_OP_32_64 macro
Alistair Francis
2021-05-11
target/riscv: Remove the unused HSTATUS_WPRI macro
Alistair Francis
2021-05-11
target/riscv: Remove the hardcoded SATP_MODE macro
Alistair Francis
2021-05-11
target/riscv: Remove the hardcoded MSTATUS_SD macro
Alistair Francis
2021-05-11
target/riscv: Remove the hardcoded HGATP_MODE macro
Alistair Francis
2021-05-11
target/riscv: Remove the hardcoded SSTATUS_SD macro
Alistair Francis
2021-05-11
target/riscv: Remove the hardcoded RVXLEN macro
Alistair Francis
2021-05-11
target/riscv: fix a typo with interrupt names
Emmanuel Blot
2021-05-11
fpu/softfloat: set invalid excp flag for RISC-V muladd instructions
Frank Chang
2021-05-11
hw/riscv: Fix OT IBEX reset vector
Alexander Wagner
2021-05-11
target/riscv: fix exception index on instruction access fault
Emmanuel Blot
2021-05-11
target/riscv: fix vrgather macro index variable type bug
Frank Chang
2021-05-11
target/riscv: Add ePMP support for the Ibex CPU
Alistair Francis
2021-05-11
target/riscv/pmp: Remove outdated comment
Alistair Francis
2021-05-11
target/riscv: Add a config option for ePMP
Hou Weiying
2021-05-11
target/riscv: Implementation of enhanced PMP (ePMP)
Hou Weiying
2021-05-11
target/riscv: Add ePMP CSR access functions
Hou Weiying
2021-05-11
target/riscv: Add the ePMP feature
Alistair Francis
2021-05-11
target/riscv: Define ePMP mseccfg
Hou Weiying
2021-05-11
target/riscv: Fix the PMP is locked check when using TOR
Alistair Francis
2021-05-11
docs: Add documentation for shakti_c machine
Vijai Kumar K
2021-05-11
target/riscv: Fixup saturate subtract function
LIU Zhiwei
2021-05-11
riscv: don't look at SUM when accessing memory from a debugger context
Jade Fink
2021-05-11
hw/riscv: Enable VIRTIO_VGA for RISC-V virt machine
Alistair Francis
2021-05-11
hw/opentitan: Update the interrupt layout
Alistair Francis
2021-05-11
MAINTAINERS: Update the RISC-V CPU Maintainers
Alistair Francis
2021-05-11
target/riscv: Use RISCVException enum for CSR access
Alistair Francis
2021-05-11
target/riscv: Use the RISCVException enum for CSR operations
Alistair Francis
2021-05-11
target/riscv: Fix 32-bit HS mode access permissions
Alistair Francis
[next]