diff options
author | Fabien Chouteau <chouteau@adacore.com> | 2013-03-19 07:41:53 +0000 |
---|---|---|
committer | Alexander Graf <agraf@suse.de> | 2013-03-22 15:28:46 +0100 |
commit | d6478bc7e92db4669fac701d7bb8c51756b61d8a (patch) | |
tree | 61898f343ee12570cc85fee4216c61aa00456b32 /target-ppc/fpu_helper.c | |
parent | 7b5651605836fd29572fd4c8769af5378d351712 (diff) | |
download | qemu-d6478bc7e92db4669fac701d7bb8c51756b61d8a.zip |
PPC/GDB: handle read and write of fpscr
Although the support of this register may be uncomplete, there are no
reason to prevent the debugger from reading or writing it.
Signed-off-by: Fabien Chouteau <chouteau@adacore.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Diffstat (limited to 'target-ppc/fpu_helper.c')
-rw-r--r-- | target-ppc/fpu_helper.c | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/target-ppc/fpu_helper.c b/target-ppc/fpu_helper.c index 9d67926209..9e779eace6 100644 --- a/target-ppc/fpu_helper.c +++ b/target-ppc/fpu_helper.c @@ -463,6 +463,11 @@ void helper_store_fpscr(CPUPPCState *env, uint64_t arg, uint32_t mask) fpscr_set_rounding_mode(env); } +void store_fpscr(CPUPPCState *env, uint64_t arg, uint32_t mask) +{ + helper_store_fpscr(env, arg, mask); +} + void helper_float_check_status(CPUPPCState *env) { if (env->exception_index == POWERPC_EXCP_PROGRAM && |