summaryrefslogtreecommitdiff
path: root/target-mips/translate_init.c
diff options
context:
space:
mode:
authorLeon Alrae <leon.alrae@imgtec.com>2016-06-09 10:46:52 +0100
committerLeon Alrae <leon.alrae@imgtec.com>2016-07-12 09:10:16 +0100
commitc09199fe73f382b66293a1f571b8cbaaed023629 (patch)
tree10c45f5d17fffe119deac1c3ded5307f81186e51 /target-mips/translate_init.c
parentdff94251f02708d2ef9aee5149abd69f039e4a13 (diff)
downloadqemu-c09199fe73f382b66293a1f571b8cbaaed023629.zip
hw/mips_cmgcr: implement RESET_BASE register in CM GCR
Implement RESET_BASE register which is local to each VP and a write to it changes VP's reset exception base. Also, add OTHER register to allow a software running on one VP to access other VP's local registers. Guest can use this mechanism to specify custom address from which a VP will start execution. Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Diffstat (limited to 'target-mips/translate_init.c')
0 files changed, 0 insertions, 0 deletions