diff options
| author | Alistair Francis <alistair.francis@wdc.com> | 2021-09-09 13:55:15 +1000 |
|---|---|---|
| committer | Alistair Francis <alistair.francis@wdc.com> | 2021-09-21 07:56:49 +1000 |
| commit | ea6eaa0604d2ad66636f968842fe9ff315b065c8 (patch) | |
| tree | d88d85bfc03c7f7dd642d39a624f4da682535c3c /docs/system/riscv | |
| parent | 5bf6f1acdda980a4ad0e8f01fe515c6d6e130fce (diff) | |
| download | qemu-ea6eaa0604d2ad66636f968842fe9ff315b065c8.zip | |
sifive_u: Connect the SiFive PWM device
Connect the SiFive PWM device and expose it via the device tree.
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Message-id: 22f98648b4e012f78529a56f5ca60b0b27852a4d.1631159656.git.alistair.francis@wdc.com
Diffstat (limited to 'docs/system/riscv')
| -rw-r--r-- | docs/system/riscv/sifive_u.rst | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/docs/system/riscv/sifive_u.rst b/docs/system/riscv/sifive_u.rst index 01108b5ecc..7c65e9c440 100644 --- a/docs/system/riscv/sifive_u.rst +++ b/docs/system/riscv/sifive_u.rst @@ -24,6 +24,7 @@ The ``sifive_u`` machine supports the following devices: * 2 QSPI controllers * 1 ISSI 25WP256 flash * 1 SD card in SPI mode +* PWM0 and PWM1 Please note the real world HiFive Unleashed board has a fixed configuration of 1 E51 core and 4 U54 core combination and the RISC-V core boots in 64-bit mode. |