summaryrefslogtreecommitdiff
path: root/cad
AgeCommit message (Expand)Author
2023-01-25cad/veryl: Update 0.2.1 → 0.2.2Yuri Victorovich
2023-01-25cad/kicad: update KiCad and libraries to 6.0.11Christoph Moench-Tegeder
2023-01-23cad/nvc: Update 1.7.1 → 1.8.1Yuri Victorovich
2023-01-23cad/verilator: Update 5.004 → 5.006Yuri Victorovich
2023-01-21cad/freecad: fix build after ebbef4b5f8Christoph Moench-Tegeder
2023-01-19cad/veryl: Update 0.2.0 -> 0.2.1Yuri Victorovich
2023-01-19math/suitesparse*: bump PORTREVISION of dependant portsThierry Thomas
2023-01-18graphics/proj: Update to 9.1.1Loïc Bartoletti
2023-01-17cad/veryl: Update 0.1.13 -> 0.2.0Yuri Victorovich
2023-01-16cad/antimony: New port: CAD from a parallel universeYuri Victorovich
2023-01-16*/*: bump libboost*.so libraries consumert after Boost upgradeDima Panov
2023-01-14Mk/**ruby.mk: Switch from USE_RUBY=yes to USES=rubyMuhammad Moinur Rahman
2023-01-14cad/klayout: Update to 0.28.3Hiroki Sato
2023-01-11cad/veryl: Update 0.1.8 -> 0.1.13Yuri Victorovich
2023-01-11cad/netgen: Update to 6.2.2031Stephen Montgomery-Smith
2023-01-11*/*: rename CHEESESHOP to PYPI in MASTER_SITESDmitry Marakasov
2023-01-09cad/veryl: Update 0.1.3 -> 0.1.8Yuri Victorovich
2023-01-09cad/ngspice_rework: fix packagingChristoph Moench-Tegeder
2023-01-08cad/kicad-library-*-devel: Update to the latest commitsMichael Reifenberger
2023-01-08cad/kicad-devel: Update to the latest commitMichael Reifenberger
2023-01-08cad/ngspice_rework: Update to 38Kevin Zheng
2023-01-08cad/silice: New port: Language that simplifies prototyping and writing algori...Yuri Victorovich
2023-01-08cad/py-edalize: New port: Library for interfacing EDA toolsYuri Victorovich
2023-01-08cad/py-vunit-hdl: New pert: Open source unit testing framework for VHDL/Syste...Yuri Victorovich
2023-01-07*/*: Bump rust (cargo) ports to reflect on WITH_LTODaniel Engberg
2023-01-07cad/qelectrotech: Update to 0.9.0Gleb Popov
2023-01-05cad/veryl: New port: Veryl: A modern Hardware Description Language (HDL)Yuri Victorovich
2023-01-05cad/svls: New port: SystemVerilog language serverYuri Victorovich
2023-01-04cad/yosys: Update 0.24 -> 0.25Yuri Victorovich
2023-01-02cad/svlint: New port: SystemVerilog linterYuri Victorovich
2023-01-03cad/klayout: Update to 0.28.2Hiroki Sato
2023-01-02cad/freecad: fix desktop integrationMax Brazhnikov
2022-12-31cad/basicdsp: Cleanup EXPIRED portsMuhammad Moinur Rahman
2022-12-31cleanup: Remove expired ports:Rene Ladan
2022-12-27cad/irsim: Update to 9.7.116Danilo Egea Gondolfo
2022-12-26cad/verilator: Update 5.002 -> 5.004Yuri Victorovich
2022-12-23cad/py-gmsh: Update 4.11.0 -> 4.11.1Yuri Victorovich
2022-12-22cad/openfpgaloader: Update 0.9.1 -> 0.10.0Yuri Victorovich
2022-12-22cad/openroad: Fix with libfmt >= 9Thierry Thomas
2022-12-22cad/basicdsp: mark deprecatedLoïc Bartoletti
2022-12-21cad/openscad-devel: Update to current 2022.12.20Michael Reifenberger
2022-12-21cad/openscad: Update to 2021.01.01-20221206 (current revision)Michael Reifenberger
2022-12-21cad/kicad-devel: fix build on powerpcPiotr Kubaj
2022-12-20cad/py-pygmsh: New port: Python frontend for Gmsh (on top of Gmsh's own binding)Yuri Victorovich
2022-12-20cad/py-gmsh: Use OpenCASCADE for additional functionality; Add Python flavorsYuri Victorovich
2022-12-19cad/py-gmsh: New port: Automatic 3D finite element mesh generator (gmsh's own...Yuri Victorovich
2022-12-19Mk/**tex.mk: Convert bsd.tex.mk to USES=texMuhammad Moinur Rahman
2022-12-19*/*: chase the upgrade of devel/libfmt to 9.1.0Thierry Thomas
2022-12-18cad/kicad: update KiCad and supporting packages to 6.0.10Christoph Moench-Tegeder
2022-12-18cad/librecad: Update to 2.2.0Jason E. Hale
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-04 07:54:59 +0000