index
:
freebsd-ports
2024Q1
2024Q2
LuaLS
main
mcwm-from-git
p5-HTTP-DAV_0.50
py-calendar-cli
wp-cli
FreeBSD ports tree
cos
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cad
/
Makefile
Age
Commit message (
Expand
)
Author
2024-01-10
cad/symbiyosys: New port: SymbiYosys (sby): Front-end for Yosys-based formal ...
Yuri Victorovich
2024-01-06
cad/apio: New port: Open source ecosystem for open FPGA boards
Yuri Victorovich
2023-12-31
cad/jspice3: Remove expired port
Muhammad Moinur Rahman
2023-11-21
cad/freehdl: resurrect
Thierry Thomas
2023-11-21
cad/freehdl: Remove expired port
Rene Ladan
2023-10-19
cad/yosys-ghdl-plugin: Add new port
Nico Sonack
2023-09-11
cad/py-ocp: Remove expired port
Muhammad Moinur Rahman
2023-09-01
cad/py-cadquery: Remove expired port
Muhammad Moinur Rahman
2023-09-01
cad/py-cq-editor: Remove expired port
Muhammad Moinur Rahman
2023-08-28
cad/py-gdstk: New port: Library for creation and manipulation of GDSII and OA...
Yuri Victorovich
2023-08-28
cad/gdstk: New port: C++ library for creation and manipulation of GDSII and O...
Yuri Victorovich
2023-07-28
cad/py-amaranth: New port: Amaranth hardware definition language
Yuri Victorovich
2023-07-27
cad/py-pyvcd: New port: Python VCD file support
Yuri Victorovich
2023-06-21
cad/qspeakers: Add new port
Thomas Zander
2023-06-06
cad/yosys-systemverilog: New port: SystemVerilog support for Yosys
Yuri Victorovich
2023-03-19
cad/NASTRAN-95: Remove expired port:
Muhammad Moinur Rahman
2023-03-02
cad/gdscpp: New port: C++ library to create and read GDSII file
Yuri Victorovich
2023-02-23
cad/ghdl: Re-add port: GNU VHDL simulator
Yuri Victorovich
2023-02-17
cad/hs-verismith: New port: Verilog fuzzer
Yuri Victorovich
2023-02-03
cad/py-cocotb: New port: Coroutine based cosimulation library for writing VHD...
Yuri Victorovich
2023-01-16
cad/antimony: New port: CAD from a parallel universe
Yuri Victorovich
2023-01-08
cad/silice: New port: Language that simplifies prototyping and writing algori...
Yuri Victorovich
2023-01-08
cad/py-edalize: New port: Library for interfacing EDA tools
Yuri Victorovich
2023-01-08
cad/py-vunit-hdl: New pert: Open source unit testing framework for VHDL/Syste...
Yuri Victorovich
2023-01-05
cad/veryl: New port: Veryl: A modern Hardware Description Language (HDL)
Yuri Victorovich
2023-01-05
cad/svls: New port: SystemVerilog language server
Yuri Victorovich
2023-01-02
cad/svlint: New port: SystemVerilog linter
Yuri Victorovich
2022-12-31
cad/basicdsp: Cleanup EXPIRED ports
Muhammad Moinur Rahman
2022-12-31
cleanup: Remove expired ports:
Rene Ladan
2022-12-20
cad/py-pygmsh: New port: Python frontend for Gmsh (on top of Gmsh's own binding)
Yuri Victorovich
2022-12-19
cad/py-gmsh: New port: Automatic 3D finite element mesh generator (gmsh's own...
Yuri Victorovich
2022-11-19
cad/libgdsii: New port: C++ library and command-line utility for reading GDSI...
Yuri Victorovich
2022-07-09
cad/qucsator: New port: Circuit simulator of the Qucs project
Yuri Victorovich
2022-07-08
cad/xyce: New port: Xyce electronic simulator
Yuri Victorovich
2022-07-08
cad/qucs-s: New port: Quite Universal Circuit Simulator: GUI for circuit simu...
Yuri Victorovich
2022-06-05
Add cad/pcb-rnd: Flexible, modular Printed Circuit Board editor
Robert Clausecker
2022-06-05
Add cad/pcb-rnd: Flexible, modular Printed Circuit Board editor
Robert Clausecker
2022-05-21
cad/camotics: adding CAMotics, Simulation & Computer Aided Machining
Thierry Thomas
2022-02-28
cleanup: Remove ports depending on expired lang/gcc6-aux
Rene Ladan
2022-01-29
cad/opencascade740: Resurrect cad/opencascade @ version 7.4.0
Yuri Victorovich
2021-12-29
cad/padring: New port: Padring generator for ASICs
Yuri Victorovich
2021-12-28
cad/cvc: New port: Circuit Validity Checker
Yuri Victorovich
2021-12-27
cad/uhdm: New port: Universal Hardware Data Model
Yuri Victorovich
2021-12-27
cad/surelog: New port: SystemVerilog 2017 Pre-processor, Parser, Elaborator, etc
Yuri Victorovich
2021-12-26
cad/py-pymtl: New port: Python-based hardware generation, simulation, verific...
Yuri Victorovich
2021-10-04
cad/gds3d: New port: Application for rendering IC (chip) layouts in 3D
Yuri Victorovich
2021-09-12
cad/opentimer: New port: High-performance timing analysis tool for VLSI systems
Yuri Victorovich
2021-08-19
cad/appcsxcad: New port: Minimal GUI Application using the QCSXCAD library
Yuri Victorovich
2021-08-19
cad/qcsxcad: New port: Qt-GUI for CSXCAD
Yuri Victorovich
2021-08-18
cad/csxcad: New port: C++ library to describe geometrical objects
Yuri Victorovich
[next]