summaryrefslogtreecommitdiff
path: root/stm32-metapac-gen
diff options
context:
space:
mode:
authorUlf Lilleengen <ulf.lilleengen@gmail.com>2021-09-21 13:42:27 +0200
committerUlf Lilleengen <ulf.lilleengen@gmail.com>2021-09-21 14:50:23 +0200
commitc79485c286d96ca7b1d0bdeb7360488b838a841e (patch)
tree58415adb5d9dbdb1a31ab8f9b4b6cc3cb727c986 /stm32-metapac-gen
parent14aa4265db25adb75fdcaf66798a878ae789bf9c (diff)
downloadembassy-c79485c286d96ca7b1d0bdeb7360488b838a841e.zip
Support for STM32L1
* Add RCC * Fix more issues with dash in chip names * Update stm32-data version * Add blinky and spi example
Diffstat (limited to 'stm32-metapac-gen')
-rw-r--r--stm32-metapac-gen/src/assets/build.rs11
-rw-r--r--stm32-metapac-gen/src/lib.rs2
2 files changed, 12 insertions, 1 deletions
diff --git a/stm32-metapac-gen/src/assets/build.rs b/stm32-metapac-gen/src/assets/build.rs
index 4110fe48..1c941115 100644
--- a/stm32-metapac-gen/src/assets/build.rs
+++ b/stm32-metapac-gen/src/assets/build.rs
@@ -9,6 +9,17 @@ fn main() {
.unwrap()
.to_ascii_lowercase();
+ let mut s = chip_name.split('_');
+ let mut chip_name: String = s.next().unwrap().to_string();
+ if let Some(c) = s.next() {
+ if !c.starts_with("CM") {
+ chip_name.push('-');
+ } else {
+ chip_name.push('_');
+ }
+ chip_name.push_str(c);
+ }
+
#[cfg(feature = "memory-x")]
println!("cargo:rustc-link-search=src/chips/{}/memory_x/", _chip_name);
diff --git a/stm32-metapac-gen/src/lib.rs b/stm32-metapac-gen/src/lib.rs
index 3bfd5297..5c0f1d00 100644
--- a/stm32-metapac-gen/src/lib.rs
+++ b/stm32-metapac-gen/src/lib.rs
@@ -218,7 +218,7 @@ pub fn gen(options: Options) {
let core_name: Option<&str> = if let Some(c) = s.next() {
if !c.starts_with("CM") {
println!("Core not detected, adding as variant");
- chip_name.push_str("-");
+ chip_name.push('-');
chip_name.push_str(c);
None
} else {